IITB-RISC — a 6-stage pipelined processor
A 16-bit pipelined CPU in VHDL: eight registers, three instruction formats, six stages, and the forwarding and interlock logic needed to keep them fed.
VHDL · Digital design · Computer architecture
Tag
Computer architecture
1project · all work
Tagged
0101